449 lines
22 KiB
Plaintext
449 lines
22 KiB
Plaintext
#-----------------------------------------------------------
|
|
# Vivado v2018.1 (64-bit)
|
|
# SW Build 2188600 on Wed Apr 4 18:40:38 MDT 2018
|
|
# IP Build 2185939 on Wed Apr 4 20:55:05 MDT 2018
|
|
# Start of session at: Thu Dec 12 20:12:20 2024
|
|
# Process ID: 14488
|
|
# Current directory: F:/Schoolwork/DigitalLogic/Exp6-2/Exp6-2.runs/impl_1
|
|
# Command line: vivado.exe -log slowClock.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source slowClock.tcl -notrace
|
|
# Log file: F:/Schoolwork/DigitalLogic/Exp6-2/Exp6-2.runs/impl_1/slowClock.vdi
|
|
# Journal file: F:/Schoolwork/DigitalLogic/Exp6-2/Exp6-2.runs/impl_1\vivado.jou
|
|
#-----------------------------------------------------------
|
|
source slowClock.tcl -notrace
|
|
Command: link_design -top slowClock -part xc7a35tcsg324-1
|
|
Design is defaulting to srcset: sources_1
|
|
Design is defaulting to constrset: constrs_1
|
|
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
|
|
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
|
|
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
|
|
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
|
|
INFO: [Project 1-570] Preparing netlist for logic optimization
|
|
Parsing XDC File [F:/Schoolwork/DigitalLogic/Exp6-2/Exp6-2.srcs/constrs_1/new/slowClock.xdc]
|
|
Finished Parsing XDC File [F:/Schoolwork/DigitalLogic/Exp6-2/Exp6-2.srcs/constrs_1/new/slowClock.xdc]
|
|
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
|
|
INFO: [Project 1-111] Unisim Transformation Summary:
|
|
No Unisim elements were transformed.
|
|
|
|
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
|
|
link_design completed successfully
|
|
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 608.359 ; gain = 303.055
|
|
Command: opt_design
|
|
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
|
|
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
|
|
Running DRC as a precondition to command opt_design
|
|
|
|
Starting DRC Task
|
|
INFO: [DRC 23-27] Running DRC with 2 threads
|
|
INFO: [Project 1-461] DRC finished with 0 Errors
|
|
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.383 . Memory (MB): peak = 622.270 ; gain = 13.910
|
|
INFO: [Timing 38-35] Done setting XDC timing constraints.
|
|
|
|
Starting Logic Optimization Task
|
|
|
|
Phase 1 Retarget
|
|
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
|
|
INFO: [Opt 31-49] Retargeted 0 cell(s).
|
|
Phase 1 Retarget | Checksum: 22b2d50d0
|
|
|
|
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1177.168 ; gain = 0.000
|
|
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
|
|
|
|
Phase 2 Constant propagation
|
|
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
|
|
Phase 2 Constant propagation | Checksum: 22b2d50d0
|
|
|
|
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1177.168 ; gain = 0.000
|
|
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
|
|
|
|
Phase 3 Sweep
|
|
Phase 3 Sweep | Checksum: 22e647d89
|
|
|
|
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1177.168 ; gain = 0.000
|
|
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
|
|
|
|
Phase 4 BUFG optimization
|
|
Phase 4 BUFG optimization | Checksum: 22e647d89
|
|
|
|
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1177.168 ; gain = 0.000
|
|
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells
|
|
|
|
Phase 5 Shift Register Optimization
|
|
Phase 5 Shift Register Optimization | Checksum: 22e647d89
|
|
|
|
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1177.168 ; gain = 0.000
|
|
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
|
|
|
|
Phase 6 Post Processing Netlist
|
|
Phase 6 Post Processing Netlist | Checksum: 22e647d89
|
|
|
|
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1177.168 ; gain = 0.000
|
|
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
|
|
|
|
Starting Connectivity Check Task
|
|
|
|
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1177.168 ; gain = 0.000
|
|
Ending Logic Optimization Task | Checksum: 22e647d89
|
|
|
|
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1177.168 ; gain = 0.000
|
|
|
|
Starting Power Optimization Task
|
|
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
|
|
Ending Power Optimization Task | Checksum: 1cb6f9192
|
|
|
|
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1177.168 ; gain = 0.000
|
|
INFO: [Common 17-83] Releasing license: Implementation
|
|
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
|
|
opt_design completed successfully
|
|
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1177.168 ; gain = 568.809
|
|
INFO: [Timing 38-480] Writing timing data to binary archive.
|
|
Writing placer database...
|
|
Writing XDEF routing.
|
|
Writing XDEF routing logical nets.
|
|
Writing XDEF routing special nets.
|
|
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1177.168 ; gain = 0.000
|
|
INFO: [Common 17-1381] The checkpoint 'F:/Schoolwork/DigitalLogic/Exp6-2/Exp6-2.runs/impl_1/slowClock_opt.dcp' has been generated.
|
|
INFO: [runtcl-4] Executing : report_drc -file slowClock_drc_opted.rpt -pb slowClock_drc_opted.pb -rpx slowClock_drc_opted.rpx
|
|
Command: report_drc -file slowClock_drc_opted.rpt -pb slowClock_drc_opted.pb -rpx slowClock_drc_opted.rpx
|
|
INFO: [IP_Flow 19-234] Refreshing IP repositories
|
|
INFO: [IP_Flow 19-1704] No user IP repositories specified
|
|
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
|
|
INFO: [DRC 23-27] Running DRC with 2 threads
|
|
INFO: [Coretcl 2-168] The results of DRC are in file F:/Schoolwork/DigitalLogic/Exp6-2/Exp6-2.runs/impl_1/slowClock_drc_opted.rpt.
|
|
report_drc completed successfully
|
|
Command: place_design
|
|
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
|
|
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
|
|
INFO: [DRC 23-27] Running DRC with 2 threads
|
|
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
|
|
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
|
|
Running DRC as a precondition to command place_design
|
|
INFO: [DRC 23-27] Running DRC with 2 threads
|
|
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
|
|
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
|
|
|
|
Starting Placer Task
|
|
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs
|
|
|
|
Phase 1 Placer Initialization
|
|
|
|
Phase 1.1 Placer Initialization Netlist Sorting
|
|
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1177.168 ; gain = 0.000
|
|
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11537eee7
|
|
|
|
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1177.168 ; gain = 0.000
|
|
INFO: [Timing 38-35] Done setting XDC timing constraints.
|
|
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
|
|
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1186.875 ; gain = 0.000
|
|
|
|
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
|
|
INFO: [Timing 38-35] Done setting XDC timing constraints.
|
|
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1160462b5
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.438 . Memory (MB): peak = 1187.145 ; gain = 9.977
|
|
|
|
Phase 1.3 Build Placer Netlist Model
|
|
Phase 1.3 Build Placer Netlist Model | Checksum: 1aab7bc66
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.461 . Memory (MB): peak = 1187.145 ; gain = 9.977
|
|
|
|
Phase 1.4 Constrain Clocks/Macros
|
|
Phase 1.4 Constrain Clocks/Macros | Checksum: 1aab7bc66
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.463 . Memory (MB): peak = 1187.145 ; gain = 9.977
|
|
Phase 1 Placer Initialization | Checksum: 1aab7bc66
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.465 . Memory (MB): peak = 1187.145 ; gain = 9.977
|
|
|
|
Phase 2 Global Placement
|
|
Phase 2 Global Placement | Checksum: 1bbab23c7
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.823 . Memory (MB): peak = 1187.145 ; gain = 9.977
|
|
|
|
Phase 3 Detail Placement
|
|
|
|
Phase 3.1 Commit Multi Column Macros
|
|
Phase 3.1 Commit Multi Column Macros | Checksum: 1bbab23c7
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.825 . Memory (MB): peak = 1187.145 ; gain = 9.977
|
|
|
|
Phase 3.2 Commit Most Macros & LUTRAMs
|
|
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 154a43cce
|
|
|
|
Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.836 . Memory (MB): peak = 1187.145 ; gain = 9.977
|
|
|
|
Phase 3.3 Area Swap Optimization
|
|
Phase 3.3 Area Swap Optimization | Checksum: 1cc877c4c
|
|
|
|
Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.839 . Memory (MB): peak = 1187.145 ; gain = 9.977
|
|
|
|
Phase 3.4 Pipeline Register Optimization
|
|
Phase 3.4 Pipeline Register Optimization | Checksum: 1cc877c4c
|
|
|
|
Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.840 . Memory (MB): peak = 1187.145 ; gain = 9.977
|
|
|
|
Phase 3.5 Small Shape Detail Placement
|
|
Phase 3.5 Small Shape Detail Placement | Checksum: 1b964ddc4
|
|
|
|
Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.905 . Memory (MB): peak = 1187.145 ; gain = 9.977
|
|
|
|
Phase 3.6 Re-assign LUT pins
|
|
Phase 3.6 Re-assign LUT pins | Checksum: 1b964ddc4
|
|
|
|
Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.911 . Memory (MB): peak = 1187.145 ; gain = 9.977
|
|
|
|
Phase 3.7 Pipeline Register Optimization
|
|
Phase 3.7 Pipeline Register Optimization | Checksum: 1b964ddc4
|
|
|
|
Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.912 . Memory (MB): peak = 1187.145 ; gain = 9.977
|
|
Phase 3 Detail Placement | Checksum: 1b964ddc4
|
|
|
|
Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.912 . Memory (MB): peak = 1187.145 ; gain = 9.977
|
|
|
|
Phase 4 Post Placement Optimization and Clean-Up
|
|
|
|
Phase 4.1 Post Commit Optimization
|
|
Phase 4.1 Post Commit Optimization | Checksum: 1b964ddc4
|
|
|
|
Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.914 . Memory (MB): peak = 1187.145 ; gain = 9.977
|
|
|
|
Phase 4.2 Post Placement Cleanup
|
|
Phase 4.2 Post Placement Cleanup | Checksum: 1b964ddc4
|
|
|
|
Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.918 . Memory (MB): peak = 1187.145 ; gain = 9.977
|
|
|
|
Phase 4.3 Placer Reporting
|
|
Phase 4.3 Placer Reporting | Checksum: 1b964ddc4
|
|
|
|
Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.919 . Memory (MB): peak = 1187.145 ; gain = 9.977
|
|
|
|
Phase 4.4 Final Placement Cleanup
|
|
Phase 4.4 Final Placement Cleanup | Checksum: 1ebebb615
|
|
|
|
Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.920 . Memory (MB): peak = 1187.145 ; gain = 9.977
|
|
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ebebb615
|
|
|
|
Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.921 . Memory (MB): peak = 1187.145 ; gain = 9.977
|
|
Ending Placer Task | Checksum: 15b8c651e
|
|
|
|
Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.923 . Memory (MB): peak = 1187.145 ; gain = 9.977
|
|
INFO: [Common 17-83] Releasing license: Implementation
|
|
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
|
|
place_design completed successfully
|
|
INFO: [Timing 38-480] Writing timing data to binary archive.
|
|
Writing placer database...
|
|
Writing XDEF routing.
|
|
Writing XDEF routing logical nets.
|
|
Writing XDEF routing special nets.
|
|
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1187.145 ; gain = 0.000
|
|
INFO: [Common 17-1381] The checkpoint 'F:/Schoolwork/DigitalLogic/Exp6-2/Exp6-2.runs/impl_1/slowClock_placed.dcp' has been generated.
|
|
INFO: [runtcl-4] Executing : report_io -file slowClock_io_placed.rpt
|
|
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1189.641 ; gain = 0.000
|
|
INFO: [runtcl-4] Executing : report_utilization -file slowClock_utilization_placed.rpt -pb slowClock_utilization_placed.pb
|
|
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1189.641 ; gain = 0.000
|
|
INFO: [runtcl-4] Executing : report_control_sets -verbose -file slowClock_control_sets_placed.rpt
|
|
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1189.641 ; gain = 0.000
|
|
Command: route_design
|
|
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
|
|
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
|
|
Running DRC as a precondition to command route_design
|
|
INFO: [DRC 23-27] Running DRC with 2 threads
|
|
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
|
|
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
|
|
|
|
|
|
Starting Routing Task
|
|
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
|
|
Checksum: PlaceDB: 5d145269 ConstDB: 0 ShapeSum: fe7812b5 RouteDB: 0
|
|
|
|
Phase 1 Build RT Design
|
|
Phase 1 Build RT Design | Checksum: 8b844256
|
|
|
|
Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.223 ; gain = 117.582
|
|
Post Restoration Checksum: NetGraph: 6a9b952e NumContArr: 20e8ad28 Constraints: 0 Timing: 0
|
|
|
|
Phase 2 Router Initialization
|
|
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.
|
|
|
|
Phase 2.1 Fix Topology Constraints
|
|
Phase 2.1 Fix Topology Constraints | Checksum: 8b844256
|
|
|
|
Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1313.254 ; gain = 123.613
|
|
|
|
Phase 2.2 Pre Route Cleanup
|
|
Phase 2.2 Pre Route Cleanup | Checksum: 8b844256
|
|
|
|
Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1313.254 ; gain = 123.613
|
|
Number of Nodes with overlaps = 0
|
|
Phase 2 Router Initialization | Checksum: 12685bc94
|
|
|
|
Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1318.059 ; gain = 128.418
|
|
|
|
Phase 3 Initial Routing
|
|
Phase 3 Initial Routing | Checksum: 75fdbc17
|
|
|
|
Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1318.059 ; gain = 128.418
|
|
|
|
Phase 4 Rip-up And Reroute
|
|
|
|
Phase 4.1 Global Iteration 0
|
|
Number of Nodes with overlaps = 5
|
|
Number of Nodes with overlaps = 0
|
|
Phase 4.1 Global Iteration 0 | Checksum: 19ff504a3
|
|
|
|
Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1318.059 ; gain = 128.418
|
|
Phase 4 Rip-up And Reroute | Checksum: 19ff504a3
|
|
|
|
Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1318.059 ; gain = 128.418
|
|
|
|
Phase 5 Delay and Skew Optimization
|
|
Phase 5 Delay and Skew Optimization | Checksum: 19ff504a3
|
|
|
|
Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1318.059 ; gain = 128.418
|
|
|
|
Phase 6 Post Hold Fix
|
|
|
|
Phase 6.1 Hold Fix Iter
|
|
Phase 6.1 Hold Fix Iter | Checksum: 19ff504a3
|
|
|
|
Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1318.059 ; gain = 128.418
|
|
Phase 6 Post Hold Fix | Checksum: 19ff504a3
|
|
|
|
Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1318.059 ; gain = 128.418
|
|
|
|
Phase 7 Route finalize
|
|
|
|
Router Utilization Summary
|
|
Global Vertical Routing Utilization = 0.0301363 %
|
|
Global Horizontal Routing Utilization = 0.0273295 %
|
|
Routable Net Status*
|
|
*Does not include unroutable nets such as driverless and loadless.
|
|
Run report_route_status for detailed report.
|
|
Number of Failed Nets = 0
|
|
Number of Unrouted Nets = 0
|
|
Number of Partially Routed Nets = 0
|
|
Number of Node Overlaps = 0
|
|
|
|
Congestion Report
|
|
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
|
|
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
|
|
East Dir 1x1 Area, Max Cong = 14.7059%, No Congested Regions.
|
|
West Dir 1x1 Area, Max Cong = 10.2941%, No Congested Regions.
|
|
|
|
------------------------------
|
|
Reporting congestion hotspots
|
|
------------------------------
|
|
Direction: North
|
|
----------------
|
|
Congested clusters found at Level 0
|
|
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
|
|
Direction: South
|
|
----------------
|
|
Congested clusters found at Level 0
|
|
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
|
|
Direction: East
|
|
----------------
|
|
Congested clusters found at Level 0
|
|
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
|
|
Direction: West
|
|
----------------
|
|
Congested clusters found at Level 0
|
|
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
|
|
|
|
Phase 7 Route finalize | Checksum: 19ff504a3
|
|
|
|
Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1318.059 ; gain = 128.418
|
|
|
|
Phase 8 Verifying routed nets
|
|
|
|
Verification completed successfully
|
|
Phase 8 Verifying routed nets | Checksum: 19ff504a3
|
|
|
|
Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1318.824 ; gain = 129.184
|
|
|
|
Phase 9 Depositing Routes
|
|
Phase 9 Depositing Routes | Checksum: 1658e90b2
|
|
|
|
Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1318.824 ; gain = 129.184
|
|
INFO: [Route 35-16] Router Completed Successfully
|
|
|
|
Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1318.824 ; gain = 129.184
|
|
|
|
Routing Is Done.
|
|
INFO: [Common 17-83] Releasing license: Implementation
|
|
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
|
|
route_design completed successfully
|
|
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1318.824 ; gain = 129.184
|
|
INFO: [Timing 38-480] Writing timing data to binary archive.
|
|
Writing placer database...
|
|
Writing XDEF routing.
|
|
Writing XDEF routing logical nets.
|
|
Writing XDEF routing special nets.
|
|
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1318.824 ; gain = 0.000
|
|
INFO: [Common 17-1381] The checkpoint 'F:/Schoolwork/DigitalLogic/Exp6-2/Exp6-2.runs/impl_1/slowClock_routed.dcp' has been generated.
|
|
INFO: [runtcl-4] Executing : report_drc -file slowClock_drc_routed.rpt -pb slowClock_drc_routed.pb -rpx slowClock_drc_routed.rpx
|
|
Command: report_drc -file slowClock_drc_routed.rpt -pb slowClock_drc_routed.pb -rpx slowClock_drc_routed.rpx
|
|
INFO: [DRC 23-27] Running DRC with 2 threads
|
|
INFO: [Coretcl 2-168] The results of DRC are in file F:/Schoolwork/DigitalLogic/Exp6-2/Exp6-2.runs/impl_1/slowClock_drc_routed.rpt.
|
|
report_drc completed successfully
|
|
INFO: [runtcl-4] Executing : report_methodology -file slowClock_methodology_drc_routed.rpt -pb slowClock_methodology_drc_routed.pb -rpx slowClock_methodology_drc_routed.rpx
|
|
Command: report_methodology -file slowClock_methodology_drc_routed.rpt -pb slowClock_methodology_drc_routed.pb -rpx slowClock_methodology_drc_routed.rpx
|
|
INFO: [Timing 38-35] Done setting XDC timing constraints.
|
|
INFO: [Timing 38-35] Done setting XDC timing constraints.
|
|
INFO: [DRC 23-133] Running Methodology with 2 threads
|
|
INFO: [Coretcl 2-1520] The results of Report Methodology are in file F:/Schoolwork/DigitalLogic/Exp6-2/Exp6-2.runs/impl_1/slowClock_methodology_drc_routed.rpt.
|
|
report_methodology completed successfully
|
|
INFO: [runtcl-4] Executing : report_power -file slowClock_power_routed.rpt -pb slowClock_power_summary_routed.pb -rpx slowClock_power_routed.rpx
|
|
Command: report_power -file slowClock_power_routed.rpt -pb slowClock_power_summary_routed.pb -rpx slowClock_power_routed.rpx
|
|
WARNING: [Power 33-232] No user defined clocks were found in the design!
|
|
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
|
|
INFO: [Timing 38-35] Done setting XDC timing constraints.
|
|
Running Vector-less Activity Propagation...
|
|
|
|
Finished Running Vector-less Activity Propagation
|
|
68 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
|
|
report_power completed successfully
|
|
INFO: [runtcl-4] Executing : report_route_status -file slowClock_route_status.rpt -pb slowClock_route_status.pb
|
|
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file slowClock_timing_summary_routed.rpt -pb slowClock_timing_summary_routed.pb -rpx slowClock_timing_summary_routed.rpx -warn_on_violation
|
|
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
|
|
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
|
|
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
|
|
INFO: [runtcl-4] Executing : report_incremental_reuse -file slowClock_incremental_reuse_routed.rpt
|
|
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
|
|
INFO: [runtcl-4] Executing : report_clock_utilization -file slowClock_clock_utilization_routed.rpt
|
|
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
|
|
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
|
|
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
|
|
Command: write_bitstream -force slowClock.bit
|
|
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
|
|
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
|
|
Running DRC as a precondition to command write_bitstream
|
|
INFO: [DRC 23-27] Running DRC with 2 threads
|
|
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design. Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0. It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:
|
|
|
|
set_property CFGBVS value1 [current_design]
|
|
#where value1 is either VCCO or GND
|
|
|
|
set_property CONFIG_VOLTAGE value2 [current_design]
|
|
#where value2 is the voltage provided to configuration bank 0
|
|
|
|
Refer to the device configuration user guide for more information.
|
|
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
|
|
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
|
|
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
|
|
Loading data files...
|
|
Loading site data...
|
|
Loading route data...
|
|
Processing options...
|
|
Creating bitmap...
|
|
Creating bitstream...
|
|
Writing bitstream ./slowClock.bit...
|
|
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
|
|
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
|
|
INFO: [Common 17-83] Releasing license: Implementation
|
|
86 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
|
|
write_bitstream completed successfully
|
|
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1769.531 ; gain = 418.285
|
|
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 20:13:05 2024...
|