422 lines
20 KiB
Plaintext
422 lines
20 KiB
Plaintext
#-----------------------------------------------------------
|
|
# Vivado v2018.1 (64-bit)
|
|
# SW Build 2188600 on Wed Apr 4 18:40:38 MDT 2018
|
|
# IP Build 2185939 on Wed Apr 4 20:55:05 MDT 2018
|
|
# Start of session at: Thu Sep 26 10:49:17 2024
|
|
# Process ID: 8764
|
|
# Current directory: F:/Schoolwork/DigitalLogic/Exp1-2-1/Exp1-2-1.runs/impl_1
|
|
# Command line: vivado.exe -log mux21.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mux21.tcl -notrace
|
|
# Log file: F:/Schoolwork/DigitalLogic/Exp1-2-1/Exp1-2-1.runs/impl_1/mux21.vdi
|
|
# Journal file: F:/Schoolwork/DigitalLogic/Exp1-2-1/Exp1-2-1.runs/impl_1\vivado.jou
|
|
#-----------------------------------------------------------
|
|
source mux21.tcl -notrace
|
|
Command: open_checkpoint F:/Schoolwork/DigitalLogic/Exp1-2-1/Exp1-2-1.runs/impl_1/mux21.dcp
|
|
|
|
Starting open_checkpoint Task
|
|
|
|
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 241.340 ; gain = 0.000
|
|
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
|
|
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
|
|
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
|
|
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
|
|
INFO: [Project 1-570] Preparing netlist for logic optimization
|
|
INFO: [Timing 38-478] Restoring timing data from binary archive.
|
|
INFO: [Timing 38-479] Binary timing data restore complete.
|
|
INFO: [Project 1-856] Restoring constraints from binary archive.
|
|
INFO: [Project 1-853] Binary constraint restore complete.
|
|
Reading XDEF placement.
|
|
Reading placer database...
|
|
Reading XDEF routing.
|
|
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1099.941 ; gain = 0.000
|
|
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
|
|
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1099.941 ; gain = 0.000
|
|
INFO: [Project 1-111] Unisim Transformation Summary:
|
|
No Unisim elements were transformed.
|
|
|
|
INFO: [Project 1-604] Checkpoint was created with Vivado v2018.1 (64-bit) build 2188600
|
|
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1099.941 ; gain = 867.887
|
|
Command: opt_design
|
|
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
|
|
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
|
|
Running DRC as a precondition to command opt_design
|
|
|
|
Starting DRC Task
|
|
INFO: [DRC 23-27] Running DRC with 2 threads
|
|
INFO: [Project 1-461] DRC finished with 0 Errors
|
|
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
|
|
|
|
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1099.941 ; gain = 0.000
|
|
INFO: [Timing 38-35] Done setting XDC timing constraints.
|
|
|
|
Starting Logic Optimization Task
|
|
|
|
Phase 1 Retarget
|
|
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
|
|
INFO: [Opt 31-49] Retargeted 0 cell(s).
|
|
Phase 1 Retarget | Checksum: 24d33865b
|
|
|
|
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1122.379 ; gain = 0.000
|
|
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
|
|
|
|
Phase 2 Constant propagation
|
|
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
|
|
Phase 2 Constant propagation | Checksum: 24d33865b
|
|
|
|
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1122.379 ; gain = 0.000
|
|
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
|
|
|
|
Phase 3 Sweep
|
|
Phase 3 Sweep | Checksum: 24d33865b
|
|
|
|
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1122.379 ; gain = 0.000
|
|
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
|
|
|
|
Phase 4 BUFG optimization
|
|
Phase 4 BUFG optimization | Checksum: 24d33865b
|
|
|
|
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1122.379 ; gain = 0.000
|
|
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells
|
|
|
|
Phase 5 Shift Register Optimization
|
|
Phase 5 Shift Register Optimization | Checksum: 24d33865b
|
|
|
|
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1122.379 ; gain = 0.000
|
|
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
|
|
|
|
Phase 6 Post Processing Netlist
|
|
Phase 6 Post Processing Netlist | Checksum: 24d33865b
|
|
|
|
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1122.379 ; gain = 0.000
|
|
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
|
|
|
|
Starting Connectivity Check Task
|
|
|
|
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1122.379 ; gain = 0.000
|
|
Ending Logic Optimization Task | Checksum: 24d33865b
|
|
|
|
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1122.379 ; gain = 0.000
|
|
|
|
Starting Power Optimization Task
|
|
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
|
|
Ending Power Optimization Task | Checksum: 24d33865b
|
|
|
|
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1122.379 ; gain = 0.000
|
|
INFO: [Common 17-83] Releasing license: Implementation
|
|
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
|
|
opt_design completed successfully
|
|
INFO: [Timing 38-480] Writing timing data to binary archive.
|
|
Writing placer database...
|
|
Writing XDEF routing.
|
|
Writing XDEF routing logical nets.
|
|
Writing XDEF routing special nets.
|
|
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1122.379 ; gain = 0.000
|
|
INFO: [Common 17-1381] The checkpoint 'F:/Schoolwork/DigitalLogic/Exp1-2-1/Exp1-2-1.runs/impl_1/mux21_opt.dcp' has been generated.
|
|
INFO: [runtcl-4] Executing : report_drc -file mux21_drc_opted.rpt -pb mux21_drc_opted.pb -rpx mux21_drc_opted.rpx
|
|
Command: report_drc -file mux21_drc_opted.rpt -pb mux21_drc_opted.pb -rpx mux21_drc_opted.rpx
|
|
INFO: [IP_Flow 19-234] Refreshing IP repositories
|
|
INFO: [IP_Flow 19-1704] No user IP repositories specified
|
|
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
|
|
INFO: [DRC 23-27] Running DRC with 2 threads
|
|
INFO: [Coretcl 2-168] The results of DRC are in file F:/Schoolwork/DigitalLogic/Exp1-2-1/Exp1-2-1.runs/impl_1/mux21_drc_opted.rpt.
|
|
report_drc completed successfully
|
|
Command: place_design
|
|
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
|
|
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
|
|
INFO: [DRC 23-27] Running DRC with 2 threads
|
|
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
|
|
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
|
|
Running DRC as a precondition to command place_design
|
|
INFO: [DRC 23-27] Running DRC with 2 threads
|
|
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
|
|
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
|
|
|
|
Starting Placer Task
|
|
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs
|
|
|
|
Phase 1 Placer Initialization
|
|
|
|
Phase 1.1 Placer Initialization Netlist Sorting
|
|
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1134.961 ; gain = 0.000
|
|
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15f5e58ac
|
|
|
|
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1134.961 ; gain = 0.000
|
|
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1134.961 ; gain = 0.000
|
|
|
|
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
|
|
INFO: [Timing 38-35] Done setting XDC timing constraints.
|
|
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15f5e58ac
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.457 . Memory (MB): peak = 1148.934 ; gain = 13.973
|
|
|
|
Phase 1.3 Build Placer Netlist Model
|
|
Phase 1.3 Build Placer Netlist Model | Checksum: 1cbbb9651
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.491 . Memory (MB): peak = 1148.934 ; gain = 13.973
|
|
|
|
Phase 1.4 Constrain Clocks/Macros
|
|
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cbbb9651
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.493 . Memory (MB): peak = 1148.934 ; gain = 13.973
|
|
Phase 1 Placer Initialization | Checksum: 1cbbb9651
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.496 . Memory (MB): peak = 1148.934 ; gain = 13.973
|
|
|
|
Phase 2 Global Placement
|
|
Phase 2 Global Placement | Checksum: 200fb1518
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.739 . Memory (MB): peak = 1149.906 ; gain = 14.945
|
|
|
|
Phase 3 Detail Placement
|
|
|
|
Phase 3.1 Commit Multi Column Macros
|
|
Phase 3.1 Commit Multi Column Macros | Checksum: 200fb1518
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.742 . Memory (MB): peak = 1149.906 ; gain = 14.945
|
|
|
|
Phase 3.2 Commit Most Macros & LUTRAMs
|
|
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 178e0eba0
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.751 . Memory (MB): peak = 1149.906 ; gain = 14.945
|
|
|
|
Phase 3.3 Area Swap Optimization
|
|
Phase 3.3 Area Swap Optimization | Checksum: 200fb1518
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.756 . Memory (MB): peak = 1149.906 ; gain = 14.945
|
|
|
|
Phase 3.4 Pipeline Register Optimization
|
|
Phase 3.4 Pipeline Register Optimization | Checksum: 200fb1518
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.757 . Memory (MB): peak = 1149.906 ; gain = 14.945
|
|
|
|
Phase 3.5 Small Shape Detail Placement
|
|
Phase 3.5 Small Shape Detail Placement | Checksum: 18120caf5
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.841 . Memory (MB): peak = 1152.762 ; gain = 17.801
|
|
|
|
Phase 3.6 Re-assign LUT pins
|
|
Phase 3.6 Re-assign LUT pins | Checksum: 18120caf5
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.842 . Memory (MB): peak = 1152.762 ; gain = 17.801
|
|
|
|
Phase 3.7 Pipeline Register Optimization
|
|
Phase 3.7 Pipeline Register Optimization | Checksum: 18120caf5
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.842 . Memory (MB): peak = 1152.762 ; gain = 17.801
|
|
Phase 3 Detail Placement | Checksum: 18120caf5
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.843 . Memory (MB): peak = 1152.762 ; gain = 17.801
|
|
|
|
Phase 4 Post Placement Optimization and Clean-Up
|
|
|
|
Phase 4.1 Post Commit Optimization
|
|
Phase 4.1 Post Commit Optimization | Checksum: 18120caf5
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.844 . Memory (MB): peak = 1152.762 ; gain = 17.801
|
|
|
|
Phase 4.2 Post Placement Cleanup
|
|
Phase 4.2 Post Placement Cleanup | Checksum: 18120caf5
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.848 . Memory (MB): peak = 1152.762 ; gain = 17.801
|
|
|
|
Phase 4.3 Placer Reporting
|
|
Phase 4.3 Placer Reporting | Checksum: 18120caf5
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.849 . Memory (MB): peak = 1152.762 ; gain = 17.801
|
|
|
|
Phase 4.4 Final Placement Cleanup
|
|
Phase 4.4 Final Placement Cleanup | Checksum: 18120caf5
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.849 . Memory (MB): peak = 1152.762 ; gain = 17.801
|
|
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18120caf5
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.849 . Memory (MB): peak = 1152.762 ; gain = 17.801
|
|
Ending Placer Task | Checksum: 161de6f25
|
|
|
|
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.852 . Memory (MB): peak = 1152.762 ; gain = 17.801
|
|
INFO: [Common 17-83] Releasing license: Implementation
|
|
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
|
|
place_design completed successfully
|
|
INFO: [Timing 38-480] Writing timing data to binary archive.
|
|
Writing placer database...
|
|
Writing XDEF routing.
|
|
Writing XDEF routing logical nets.
|
|
Writing XDEF routing special nets.
|
|
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1153.375 ; gain = 0.613
|
|
INFO: [Common 17-1381] The checkpoint 'F:/Schoolwork/DigitalLogic/Exp1-2-1/Exp1-2-1.runs/impl_1/mux21_placed.dcp' has been generated.
|
|
INFO: [runtcl-4] Executing : report_io -file mux21_io_placed.rpt
|
|
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1164.840 ; gain = 0.000
|
|
INFO: [runtcl-4] Executing : report_utilization -file mux21_utilization_placed.rpt -pb mux21_utilization_placed.pb
|
|
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1164.840 ; gain = 0.000
|
|
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mux21_control_sets_placed.rpt
|
|
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1164.840 ; gain = 0.000
|
|
Command: route_design
|
|
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
|
|
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
|
|
Running DRC as a precondition to command route_design
|
|
INFO: [DRC 23-27] Running DRC with 2 threads
|
|
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
|
|
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
|
|
|
|
|
|
Starting Routing Task
|
|
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
|
|
Checksum: PlaceDB: ee1ea316 ConstDB: 0 ShapeSum: 73bfcc0f RouteDB: 0
|
|
|
|
Phase 1 Build RT Design
|
|
Phase 1 Build RT Design | Checksum: a560526d
|
|
|
|
Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1281.062 ; gain = 116.223
|
|
Post Restoration Checksum: NetGraph: 60d7a000 NumContArr: 4488b26d Constraints: 0 Timing: 0
|
|
|
|
Phase 2 Router Initialization
|
|
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.
|
|
|
|
Phase 2.1 Fix Topology Constraints
|
|
Phase 2.1 Fix Topology Constraints | Checksum: a560526d
|
|
|
|
Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1287.105 ; gain = 122.266
|
|
|
|
Phase 2.2 Pre Route Cleanup
|
|
Phase 2.2 Pre Route Cleanup | Checksum: a560526d
|
|
|
|
Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1287.105 ; gain = 122.266
|
|
Phase 2 Router Initialization | Checksum: a560526d
|
|
|
|
Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1288.945 ; gain = 124.105
|
|
|
|
Phase 3 Initial Routing
|
|
Number of Nodes with overlaps = 0
|
|
Phase 3 Initial Routing | Checksum: 1339affad
|
|
|
|
Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1288.945 ; gain = 124.105
|
|
|
|
Phase 4 Rip-up And Reroute
|
|
|
|
Phase 4.1 Global Iteration 0
|
|
Phase 4.1 Global Iteration 0 | Checksum: 1339affad
|
|
|
|
Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1288.945 ; gain = 124.105
|
|
Phase 4 Rip-up And Reroute | Checksum: 1339affad
|
|
|
|
Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1288.945 ; gain = 124.105
|
|
|
|
Phase 5 Delay and Skew Optimization
|
|
Phase 5 Delay and Skew Optimization | Checksum: 1339affad
|
|
|
|
Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1288.945 ; gain = 124.105
|
|
|
|
Phase 6 Post Hold Fix
|
|
|
|
Phase 6.1 Hold Fix Iter
|
|
Phase 6.1 Hold Fix Iter | Checksum: 1339affad
|
|
|
|
Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1288.945 ; gain = 124.105
|
|
Phase 6 Post Hold Fix | Checksum: 1339affad
|
|
|
|
Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1288.945 ; gain = 124.105
|
|
|
|
Phase 7 Route finalize
|
|
|
|
Router Utilization Summary
|
|
Global Vertical Routing Utilization = 0.00462409 %
|
|
Global Horizontal Routing Utilization = 0.00104112 %
|
|
Routable Net Status*
|
|
*Does not include unroutable nets such as driverless and loadless.
|
|
Run report_route_status for detailed report.
|
|
Number of Failed Nets = 0
|
|
Number of Unrouted Nets = 0
|
|
Number of Partially Routed Nets = 0
|
|
Number of Node Overlaps = 0
|
|
|
|
Congestion Report
|
|
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
|
|
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
|
|
East Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.
|
|
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
|
|
|
|
------------------------------
|
|
Reporting congestion hotspots
|
|
------------------------------
|
|
Direction: North
|
|
----------------
|
|
Congested clusters found at Level 0
|
|
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
|
|
Direction: South
|
|
----------------
|
|
Congested clusters found at Level 0
|
|
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
|
|
Direction: East
|
|
----------------
|
|
Congested clusters found at Level 0
|
|
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
|
|
Direction: West
|
|
----------------
|
|
Congested clusters found at Level 0
|
|
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
|
|
|
|
Phase 7 Route finalize | Checksum: 1339affad
|
|
|
|
Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1288.945 ; gain = 124.105
|
|
|
|
Phase 8 Verifying routed nets
|
|
|
|
Verification completed successfully
|
|
Phase 8 Verifying routed nets | Checksum: 1339affad
|
|
|
|
Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1291.004 ; gain = 126.164
|
|
|
|
Phase 9 Depositing Routes
|
|
Phase 9 Depositing Routes | Checksum: e32dea32
|
|
|
|
Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1291.004 ; gain = 126.164
|
|
INFO: [Route 35-16] Router Completed Successfully
|
|
|
|
Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1291.004 ; gain = 126.164
|
|
|
|
Routing Is Done.
|
|
INFO: [Common 17-83] Releasing license: Implementation
|
|
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
|
|
route_design completed successfully
|
|
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1291.004 ; gain = 126.164
|
|
INFO: [Timing 38-480] Writing timing data to binary archive.
|
|
Writing placer database...
|
|
Writing XDEF routing.
|
|
Writing XDEF routing logical nets.
|
|
Writing XDEF routing special nets.
|
|
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1291.004 ; gain = 0.000
|
|
INFO: [Common 17-1381] The checkpoint 'F:/Schoolwork/DigitalLogic/Exp1-2-1/Exp1-2-1.runs/impl_1/mux21_routed.dcp' has been generated.
|
|
INFO: [runtcl-4] Executing : report_drc -file mux21_drc_routed.rpt -pb mux21_drc_routed.pb -rpx mux21_drc_routed.rpx
|
|
Command: report_drc -file mux21_drc_routed.rpt -pb mux21_drc_routed.pb -rpx mux21_drc_routed.rpx
|
|
INFO: [DRC 23-27] Running DRC with 2 threads
|
|
INFO: [Coretcl 2-168] The results of DRC are in file F:/Schoolwork/DigitalLogic/Exp1-2-1/Exp1-2-1.runs/impl_1/mux21_drc_routed.rpt.
|
|
report_drc completed successfully
|
|
INFO: [runtcl-4] Executing : report_methodology -file mux21_methodology_drc_routed.rpt -pb mux21_methodology_drc_routed.pb -rpx mux21_methodology_drc_routed.rpx
|
|
Command: report_methodology -file mux21_methodology_drc_routed.rpt -pb mux21_methodology_drc_routed.pb -rpx mux21_methodology_drc_routed.rpx
|
|
INFO: [Timing 38-35] Done setting XDC timing constraints.
|
|
INFO: [Timing 38-35] Done setting XDC timing constraints.
|
|
INFO: [DRC 23-133] Running Methodology with 2 threads
|
|
INFO: [Coretcl 2-1520] The results of Report Methodology are in file F:/Schoolwork/DigitalLogic/Exp1-2-1/Exp1-2-1.runs/impl_1/mux21_methodology_drc_routed.rpt.
|
|
report_methodology completed successfully
|
|
INFO: [runtcl-4] Executing : report_power -file mux21_power_routed.rpt -pb mux21_power_summary_routed.pb -rpx mux21_power_routed.rpx
|
|
Command: report_power -file mux21_power_routed.rpt -pb mux21_power_summary_routed.pb -rpx mux21_power_routed.rpx
|
|
WARNING: [Power 33-232] No user defined clocks were found in the design!
|
|
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
|
|
INFO: [Timing 38-35] Done setting XDC timing constraints.
|
|
Running Vector-less Activity Propagation...
|
|
|
|
Finished Running Vector-less Activity Propagation
|
|
70 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
|
|
report_power completed successfully
|
|
INFO: [runtcl-4] Executing : report_route_status -file mux21_route_status.rpt -pb mux21_route_status.pb
|
|
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mux21_timing_summary_routed.rpt -pb mux21_timing_summary_routed.pb -rpx mux21_timing_summary_routed.rpx -warn_on_violation
|
|
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
|
|
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
|
|
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
|
|
INFO: [runtcl-4] Executing : report_incremental_reuse -file mux21_incremental_reuse_routed.rpt
|
|
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
|
|
INFO: [runtcl-4] Executing : report_clock_utilization -file mux21_clock_utilization_routed.rpt
|
|
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
|
|
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
|
|
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
|
|
INFO: [Common 17-206] Exiting Vivado at Thu Sep 26 10:50:00 2024...
|