Small changes

This commit is contained in:
2025-06-18 18:16:54 +08:00
parent 4bc6285c41
commit 4512c1ac87
6 changed files with 10 additions and 9 deletions

View File

@@ -2,8 +2,8 @@
# Webtalk v2018.1 (64-bit) # Webtalk v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr 4 18:40:38 MDT 2018 # SW Build 2188600 on Wed Apr 4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr 4 20:55:05 MDT 2018 # IP Build 2185939 on Wed Apr 4 20:55:05 MDT 2018
# Start of session at: Wed Jun 18 16:55:31 2025 # Start of session at: Wed Jun 18 18:14:22 2025
# Process ID: 19784 # Process ID: 41168
# Current directory: D:/Schoolwork/ComputerComposition/LA32R/Hardware/LA32R.sim/sim_1/behav/xsim # Current directory: D:/Schoolwork/ComputerComposition/LA32R/Hardware/LA32R.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source D:/Schoolwork/ComputerComposition/LA32R/Hardware/LA32R.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_snapshot/webtalk/xsim_webtalk.tcl -notrace # Command line: wbtcv.exe -mode batch -source D:/Schoolwork/ComputerComposition/LA32R/Hardware/LA32R.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_snapshot/webtalk/xsim_webtalk.tcl -notrace
# Log file: D:/Schoolwork/ComputerComposition/LA32R/Hardware/LA32R.sim/sim_1/behav/xsim/webtalk.log # Log file: D:/Schoolwork/ComputerComposition/LA32R/Hardware/LA32R.sim/sim_1/behav/xsim/webtalk.log

View File

@@ -2,8 +2,8 @@
# Webtalk v2018.1 (64-bit) # Webtalk v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr 4 18:40:38 MDT 2018 # SW Build 2188600 on Wed Apr 4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr 4 20:55:05 MDT 2018 # IP Build 2185939 on Wed Apr 4 20:55:05 MDT 2018
# Start of session at: Wed Jun 18 16:55:28 2025 # Start of session at: Wed Jun 18 18:14:18 2025
# Process ID: 30852 # Process ID: 42736
# Current directory: D:/Schoolwork/ComputerComposition/LA32R/Hardware/LA32R.sim/sim_1/behav/xsim # Current directory: D:/Schoolwork/ComputerComposition/LA32R/Hardware/LA32R.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source D:/Schoolwork/ComputerComposition/LA32R/Hardware/LA32R.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_snapshot/webtalk/xsim_webtalk.tcl -notrace # Command line: wbtcv.exe -mode batch -source D:/Schoolwork/ComputerComposition/LA32R/Hardware/LA32R.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_snapshot/webtalk/xsim_webtalk.tcl -notrace
# Log file: D:/Schoolwork/ComputerComposition/LA32R/Hardware/LA32R.sim/sim_1/behav/xsim/webtalk.log # Log file: D:/Schoolwork/ComputerComposition/LA32R/Hardware/LA32R.sim/sim_1/behav/xsim/webtalk.log

View File

@@ -2,8 +2,8 @@
# xsim v2018.1 (64-bit) # xsim v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr 4 18:40:38 MDT 2018 # SW Build 2188600 on Wed Apr 4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr 4 20:55:05 MDT 2018 # IP Build 2185939 on Wed Apr 4 20:55:05 MDT 2018
# Start of session at: Wed Jun 18 16:55:28 2025 # Start of session at: Wed Jun 18 18:14:19 2025
# Process ID: 40140 # Process ID: 2304
# Current directory: D:/Schoolwork/ComputerComposition/LA32R/Hardware/LA32R.sim/sim_1/behav/xsim # Current directory: D:/Schoolwork/ComputerComposition/LA32R/Hardware/LA32R.sim/sim_1/behav/xsim
# Command line: xsim.exe -log ..\..\..\..\..\simulation.log -mode tcl -source {xsim.dir/cpu_tb_snapshot/xsim_script.tcl} # Command line: xsim.exe -log ..\..\..\..\..\simulation.log -mode tcl -source {xsim.dir/cpu_tb_snapshot/xsim_script.tcl}
# Log file: D:/Schoolwork/ComputerComposition/LA32R/Hardware/LA32R.sim/sim_1/behav/xsim/../../../../../simulation.log # Log file: D:/Schoolwork/ComputerComposition/LA32R/Hardware/LA32R.sim/sim_1/behav/xsim/../../../../../simulation.log

View File

@@ -60,7 +60,7 @@ module cpu_tb;
#(CLK_PERIOD * 2); // 保持复位状态持续2个时钟周期以确保CPU完全复位 #(CLK_PERIOD * 2); // 保持复位状态持续2个时钟周期以确保CPU完全复位
rst = 0; // 撤销复位信号CPU开始正常执行 rst = 0; // 撤销复位信号CPU开始正常执行
$display("------------------------------------------------------------"); $display("------------------------------------------------------------");
$display(" CPU仿真开始。复位信号已释放。 "); $display(" CPU仿真开始。复位信号已释放。 ");
$display("------------------------------------------------------------"); $display("------------------------------------------------------------");
// 2. 设定仿真运行时间后停止 // 2. 设定仿真运行时间后停止
@@ -69,7 +69,7 @@ module cpu_tb;
// 3. 仿真结束前打印寄存器堆的最终状态 // 3. 仿真结束前打印寄存器堆的最终状态
$display("\n------------------------------------------------------------"); $display("\n------------------------------------------------------------");
$display(" 仿真结束。最终寄存器状态如下: "); $display(" 仿真结束。最终寄存器状态如下: ");
$display("------------------------------------------------------------"); $display("------------------------------------------------------------");
// 使用循环遍历寄存器堆并通过$display显示其值注意hierarchical path的正确性 // 使用循环遍历寄存器堆并通过$display显示其值注意hierarchical path的正确性
for (integer i = 0; i < 32; i = i + 1) begin for (integer i = 0; i < 32; i = i + 1) begin
@@ -78,7 +78,7 @@ module cpu_tb;
$display("寄存器 R%0d: 0x%08h", i, uut.u_reg_file.registers[i]); $display("寄存器 R%0d: 0x%08h", i, uut.u_reg_file.registers[i]);
end end
end end
$display("※请注意:值为零的寄存器已被隐藏,未在此处显示。※"); $display(" 请注意:值为零的寄存器已被隐藏,未在此处显示。 ");
$display("------------------------------------------------------------"); $display("------------------------------------------------------------");
$finish; // 调用$finish系统任务来结束仿真过程 $finish; // 调用$finish系统任务来结束仿真过程

View File

@@ -50,6 +50,7 @@ if exist *.jou ( del *.jou )
if exist verilog_files.f ( del verilog_files.f ) if exist verilog_files.f ( del verilog_files.f )
if exist webtalk*.xml ( del webtalk*.xml ) if exist webtalk*.xml ( del webtalk*.xml )
if exist webtalk*.tcl ( del webtalk*.tcl ) if exist webtalk*.tcl ( del webtalk*.tcl )
if exist "%PROJECT_ROOT%"simulation*.log ( del "%PROJECT_ROOT%simulation*.log" )
echo 清理完成。 echo 清理完成。
echo. echo.