launchcore/AnalogCircuit
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Initial commit

Browse Source
This commit is contained in:
綾瀬桃桃
2025-11-06 09:20:56 +08:00
commit 2bfe26b209
252 changed files with 6064 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

137
CircuitExp1/1-2/CircuitExp1-2-PSpiceFiles/SCHEMATIC1/ExpSim1-2.sim Normal file
View File

@@ -0,0 +1,137 @@
@OrCAD Simulation Server Version: 1.0
@Settings: 1 1
@General:
ProfileName= "ExpSim1-2"
ProfileFile= "ExpSim1-2.sim"
Connectivity= "SCHEMATIC1.net"
NetlistFile= "ExpSim1-2.cir"
DataFile= "ExpSim1-2.dat"
OutFile= "ExpSim1-2.out"
Notes=
@#$BEGINNOTES
@#$ENDNOTES
@End General
@Analysis: 0 0
+0 0 0 0
+0 "1000ns"
+1 ""
+2 "0"
+3 ""
+4 ""
+5 ""
+6 ""
@End Analysis
@Analysis: 1 0
+2 0 0
+0 ""
+1 ""
+2 ""
+3 ""
+4 ""
+5 ""
@End Analysis
@Analysis: 2 1
+0 0
+0 "V2"
+1 ""
+2 ""
+3 ""
+4 "0"
+5 "5"
+6 "0.1"
+7 ""
@End Analysis
@Analysis: 3 0
+0 0 0
+0 ""
+1 ""
+2 ""
@End Analysis
@Analysis: 4 0
+0 0 1 0 0 0 1 0 0 0 1
+0 ""
+1 ""
+2 ""
+3 ""
+4 ""
+5 ""
+6 ""
+7 ""
LoadFile 0 ""
SaveFile 0 ""
@End Analysis
@Analysis: 5 0
+0 0
+0 ""
+1 ""
+2 ""
+3 ""
+4 ""
+5 ""
+6 ""
+7 ""
@End Analysis
@Analysis: 6 0
+1
+0 ""
@End Analysis
@Analysis: 7 0
+0 0
+0 ""
+1 ""
+2 ""
+3 ""
+4 ""
+5 ""
@End Analysis
@Analysis: 8 0
+0
+0 ""
+1 ""
+2 ""
+3 ""
+4 ""
+5 ""
@End Analysis
@Analysis: 9 0
+0 ""
@End Analysis
@Analysis: 10 0
+0 0
+0 ""
+1 ""
+2 ""
+3 ""
+4 ""
+5 ""
+6 ""
+7 ""
@End Analysis
@Analysis: 11 1
+ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
+ 0 0 0 0 0 0 0 0 0
@End Analysis
@Analysis: 12 0
+2236960 0
@End Analysis
@Analysis: 13 1
+0 1 1 0
@End Analysis
@Analysis: 14 1
+1 1 1 "*"
@End Analysis
@Analysis: 15 0
@End Analysis
@Analysis: 16 0
+0 "0"
+1 "0"
+2 "chkpt_default, , ,"
@End Analysis
@Analysis: 17 0
+0 "-1"
+1 ""
+2 "-1"
+3 "-1"
+4 "1"
@End Analysis

18
CircuitExp1/1-2/CircuitExp1-2-PSpiceFiles/SCHEMATIC1/ExpSim1-2/ExpSim1-2.cir Normal file
View File

@@ -0,0 +1,18 @@
** Profile: "SCHEMATIC1-ExpSim1-2" [ F:\Projects\AnalogCircuit\CircuitExp1\1-2\CircuitExp1-2-PSpiceFiles\SCHEMATIC1\ExpSim1-2.sim ]
** Creating circuit file "ExpSim1-2.cir"
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS
*Libraries:
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of D:\OrCAD\OrCAD_16.5_Lite\tools\pspice\PSpice.ini file:
.lib "nomd.lib"
*Analysis directives:
.DC LIN V_V2 0 5 0.1
.PROBE V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*))
.INC "..\SCHEMATIC1.net"
.END

1
CircuitExp1/1-2/CircuitExp1-2-PSpiceFiles/SCHEMATIC1/ExpSim1-2/ExpSim1-2.mif Normal file
View File

@@ -0,0 +1 @@
lib=D:\OrCAD\OrCAD_16.5_Lite\tools\PSpice\Library\eval.lib, offset=22016, size=222

BIN
CircuitExp1/1-2/CircuitExp1-2-PSpiceFiles/SCHEMATIC1/ExpSim1-2/ExpSim1-2.mrk Normal file
View File

Binary file not shown.

83
CircuitExp1/1-2/CircuitExp1-2-PSpiceFiles/SCHEMATIC1/ExpSim1-2/ExpSim1-2.out Normal file
View File

@@ -0,0 +1,83 @@
**** 09/20/24 10:40:11 ******* PSpice Lite (April 2011) ******* ID# 10813 ****
** Profile: "SCHEMATIC1-ExpSim1-2" [ F:\Projects\AnalogCircuit\CircuitExp1\1-2\CircuitExp1-2-PSpiceFiles\SCHEMATIC1\ExpSim1-2.sim ]
**** CIRCUIT DESCRIPTION
******************************************************************************
** Creating circuit file "ExpSim1-2.cir"
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS
*Libraries:
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of D:\OrCAD\OrCAD_16.5_Lite\tools\pspice\PSpice.ini file:
.lib "nomd.lib"
*Analysis directives:
.DC LIN V_V2 0 5 0.1
.PROBE V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*))
.INC "..\SCHEMATIC1.net"
**** INCLUDING SCHEMATIC1.net ****
* source CIRCUITEXP1-2
R_R4 N3 N4 200 TC=0,0
D_D1 N4 0 D1N4002
V_V2 N3 0 5Vdc
**** RESUMING ExpSim1-2.cir ****
.END
**** 09/20/24 10:40:11 ******* PSpice Lite (April 2011) ******* ID# 10813 ****
** Profile: "SCHEMATIC1-ExpSim1-2" [ F:\Projects\AnalogCircuit\CircuitExp1\1-2\CircuitExp1-2-PSpiceFiles\SCHEMATIC1\ExpSim1-2.sim ]
**** Diode MODEL PARAMETERS
******************************************************************************
D1N4002
IS 14.110000E-09
N 1.984
ISR 100.000000E-12
IKF 94.81
BV 100.1
IBV 10
RS .03389
TT 4.761000E-06
CJO 51.170000E-12
VJ .3905
M .2762
JOB CONCLUDED
**** 09/20/24 10:40:11 ******* PSpice Lite (April 2011) ******* ID# 10813 ****
** Profile: "SCHEMATIC1-ExpSim1-2" [ F:\Projects\AnalogCircuit\CircuitExp1\1-2\CircuitExp1-2-PSpiceFiles\SCHEMATIC1\ExpSim1-2.sim ]
**** JOB STATISTICS SUMMARY
******************************************************************************
Total job time (using Solver 1) = 0.00

80
CircuitExp1/1-2/CircuitExp1-2-PSpiceFiles/SCHEMATIC1/ExpSim1-2/ExpSim1-2.prb Normal file
View File

@@ -0,0 +1,80 @@
[DISPLAYS]
BEGIN DISPLAY LAST SESSION
ANALYSIS DC_SWEEP
SYMBOL ALWAYS
TRACECOLORSCHEME NORMAL
BEGIN ANAPLOT 1
ACTIVE
XBASE
BEGIN XAXIS
XAXISUSERNAME 0 (null)
RANGEFLAG AUTO
TYPE LINEAR
UNIT V
BEGIN GRIDS
AUTOMATIC
MAJORNUMBERS
MAJORSTYLE LINES
MAJORPATTERN SOLID
MINORSTYLE LINES
MINORPATTERN DOT
END GRIDS
END XAXIS
BEGIN YAXIS 1
YAXISSIDE LEFT
RANGEFLAG AUTO
TYPE LINEAR
UNIT V
BEGIN GRIDS
AUTOMATIC
MAJORNUMBERS
MAJORSTYLE LINES
MAJORPATTERN SOLID
MINORSTYLE LINES
MINORPATTERN DOT
END GRIDS
BEGIN TRACE V(N4)
MARKERID 4
INSTANCE 1 TRACECOLOR 3
INSTANCE 1 TRACEPATTERN DASH
INSTANCE 1 TRACEWIDTH 2
INSTANCE 1 TRACESYMBOL 0
INSTANCE 1 TRACEUSERMODIFIED
END TRACE V(N4)
END YAXIS 1
BEGIN YAXIS 2
YAXISSIDE LEFT
ACTIVE
RANGEFLAG AUTO
TYPE LINEAR
UNIT A
BEGIN GRIDS
AUTOMATIC
MAJORNUMBERS
MAJORSTYLE LINES
MAJORPATTERN SOLID
MINORSTYLE LINES
MINORPATTERN DOT
END GRIDS
BEGIN TRACE I(D1)
MARKERID 5
INSTANCE 1 TRACECOLOR 4
INSTANCE 1 TRACEWIDTH 2
INSTANCE 1 TRACESYMBOL 1
INSTANCE 1 TRACEUSERMODIFIED
END TRACE I(D1)
BEGIN LABEL
TYPE TEXT
TEXT 物联网234_2330110900_张顾皓、
LABELTEXTSIZE 12
LABELTEXTTYPE 0
LABELTEXTFONT Arial
LABELTEXTCOLOR 0
LABELTEXTSCRIPT 0
STARTX 3.04109589041096
STARTY 0.00368686868686868
COLOR 7
END LABEL
END YAXIS 2
END ANAPLOT 1
END DISPLAY LAST SESSION

7
CircuitExp1/1-2/CircuitExp1-2-PSpiceFiles/SCHEMATIC1/SCHEMATIC1.ALS Normal file
View File

@@ -0,0 +1,7 @@
.ALIASES
R_R4 R4(1=N3 2=N4 ) CN @CIRCUITEXP1-2.SCHEMATIC1(sch_1):INS40@ANALOG.R.Normal(chips)
D_D1 D1(1=N4 2=0 ) CN @CIRCUITEXP1-2.SCHEMATIC1(sch_1):INS65@EVAL.D1N4002.Normal(chips)
V_V2 V2(+=N3 -=0 ) CN @CIRCUITEXP1-2.SCHEMATIC1(sch_1):INS90@SOURCE.VDC.Normal(chips)
_ _(N3=N3)
_ _(N4=N4)
.ENDALIASES

4
CircuitExp1/1-2/CircuitExp1-2-PSpiceFiles/SCHEMATIC1/SCHEMATIC1.net Normal file
View File

@@ -0,0 +1,4 @@
* source CIRCUITEXP1-2
R_R4 N3 N4 200 TC=0,0
D_D1 N4 0 D1N4002
V_V2 N3 0 5Vdc

30
CircuitExp1/1-2/CircuitExp1-2-PSpiceFiles/SCHEMATIC1/SCHEMATIC1_sch.prp Normal file
View File

@@ -0,0 +1,30 @@
("FILE_TYPE" "PMAP File"
("devices"
("R")
("VDC")
)
("instances"
("R4"
("device_name" "R")
("pspice_path" "R_R4")
("level" "0")
("model_params"
("VALUE"
("value" "200")
("pspice_param" "VALUE")
)
)
)
("V2"
("device_name" "VDC")
("pspice_path" "V_V2")
("level" "0")
("model_params"
("DC"
("value" "5Vdc")
("pspice_param" "DC")
)
)
)
)
)