Initial commit
This commit is contained in:
34
Exp1-1/Exp1-1.srcs/sim_1/new/sim4First.v
Normal file
34
Exp1-1/Exp1-1.srcs/sim_1/new/sim4First.v
Normal file
@@ -0,0 +1,34 @@
|
||||
`timescale 1ns / 1ps
|
||||
//////////////////////////////////////////////////////////////////////////////////
|
||||
// Company:
|
||||
// Engineer:
|
||||
//
|
||||
// Create Date: 2024/09/23 23:58:54
|
||||
// Design Name:
|
||||
// Module Name: sim4First
|
||||
// Project Name:
|
||||
// Target Devices:
|
||||
// Tool Versions:
|
||||
// Description:
|
||||
//
|
||||
// Dependencies:
|
||||
//
|
||||
// Revision:
|
||||
// Revision 0.01 - File Created
|
||||
// Additional Comments:
|
||||
//
|
||||
//////////////////////////////////////////////////////////////////////////////////
|
||||
|
||||
|
||||
module sim4First( );
|
||||
reg a;
|
||||
reg b;
|
||||
wire [2:0] z;
|
||||
First uut( .a(a), .b(b), .z(z) );
|
||||
always begin
|
||||
a = 0; b = 0; #100;
|
||||
a = 0; b = 1; #100;
|
||||
a = 1; b = 0; #100;
|
||||
a = 1; b = 1; #100;
|
||||
end
|
||||
endmodule
|
||||
Reference in New Issue
Block a user