Initial commit

Exp1-2-3/Exp1-2-3.srcs/sim_1/new/LU_sim.v

@@ -0,0 +1,45 @@
+`timescale 1ns / 1ps
+//////////////////////////////////////////////////////////////////////////////////
+// Company: 
+// Engineer: 
+// 
+// Create Date: 2024/09/26 10:31:31
+// Design Name: 
+// Module Name: LU_sim
+// Project Name: 
+// Target Devices: 
+// Tool Versions: 
+// Description: 
+// 
+// Dependencies: 
+// 
+// Revision:
+// Revision 0.01 - File Created
+// Additional Comments:
+// 
+//////////////////////////////////////////////////////////////////////////////////
+
+
+module sim_LU();
+reg a,b;
+reg [1:0]s;
+LU u3(.a(a),.b(b),.s(s),.Y(Y));
+initial begin
+    a=0;b=0;s=2'b00;#50;
+    a=0;b=0;s=2'b01;#50;
+    a=0;b=0;s=2'b10;#50;
+    a=0;b=0;s=2'b11;#50;
+    a=0;b=1;s=2'b00;#50;
+    a=0;b=1;s=2'b01;#50;
+    a=0;b=1;s=2'b10;#50;
+    a=0;b=1;s=2'b11;#50;
+    a=1;b=0;s=2'b00;#50;
+    a=1;b=0;s=2'b01;#50;
+    a=1;b=0;s=2'b10;#50;
+    a=1;b=0;s=2'b11;#50;
+    a=1;b=1;s=2'b00;#50;
+    a=1;b=1;s=2'b01;#50;
+    a=1;b=1;s=2'b10;#50;
+    a=1;b=1;s=2'b11;#50;
+    end
+endmodule