Initial commit
This commit is contained in:
31
Exp5-1/Exp5-1.srcs/sources_1/new/DFlipFlop.v
Normal file
31
Exp5-1/Exp5-1.srcs/sources_1/new/DFlipFlop.v
Normal file
@@ -0,0 +1,31 @@
|
||||
`timescale 1ns / 1ps
|
||||
//////////////////////////////////////////////////////////////////////////////////
|
||||
// Company:
|
||||
// Engineer:
|
||||
//
|
||||
// Create Date: 2024/11/24 20:29:26
|
||||
// Design Name:
|
||||
// Module Name: DFlipFlop
|
||||
// Project Name:
|
||||
// Target Devices:
|
||||
// Tool Versions:
|
||||
// Description:
|
||||
//
|
||||
// Dependencies:
|
||||
//
|
||||
// Revision:
|
||||
// Revision 0.01 - File Created
|
||||
// Additional Comments:
|
||||
//
|
||||
//////////////////////////////////////////////////////////////////////////////////
|
||||
|
||||
|
||||
module DFlipFlop (
|
||||
input wire D,
|
||||
input wire clk,
|
||||
output reg Q
|
||||
);
|
||||
always @(posedge clk) begin
|
||||
Q <= D;
|
||||
end
|
||||
endmodule
|
||||
Reference in New Issue
Block a user